multiLane

ML4022-LB-V2

Technical Reference

MSA Compliant (MIS Rev1.0)

SFP-DD Electrical Passive Loopback Module



Innovation for the next generation

Table of Contents

Table of Figures

ML4022-LB| Key Features

- Power Consumption up to 4.96 W by default, spread over 4 spots
- Dual channels, supporting up to 28 Gbaud each (56 Gbps)
- LED indicator
- Custom Memory Maps
- Temperature range from -40 to 125° C
- I2C Interface
- MSA Compliant EEPROM
- Voltage sense
- Temperature sense
- Insertion Counter
- Micro controller based

LED Indicator

Green - Signifies that the module is fully plugged-in and operating in high power mode as defined by the SFP-DD MSA specification.
Red - Signifies the module is fully plugged-in and operating in low power mode as defined by the SFP-DD MSA specifications.

Operating Conditions

Recommended Operating Conditions						
Parameter	**Symbol**	**Notes/Conditions**	**Min**	**Typ**	**Max**	**Units**
Operating Temperature	T_A		0		80	°C
Supply Voltage	VCC	Main Supply Voltage	3.00	3.3	3.60	V
Data Rate	R_b	Guaranteed to work at 56 Gbps	0		56	Gbps
Input/Output Load Resistance	RL	AC-Coupled, Differential	90	100	110	Ω
Power Class		Programmable to Emulate all power classes	0	-	4.96	W

Ordering Information

Multilane provides two different part numbers for the **ML4022-LB**, differing in the power spots distribution and the maximum power dissipation. Ordering Part Numbers are described in the table below.

Option	Description
ML4022-LB-V2	Maximum power spots dissipation: 4.32 W
ML4022-LB-5W-V2	Maximum power spots dissipation: 4.96 W

1. General Description

The **ML4022-LB** SFP-DD Passive Electrical Loopback is used for testing SFP-DD transceiver ports under board level tests. By substituting a full-featured SFP-DD transceiver with the **ML4022-LB**, its electrical loopback provides a cost effective low loss method for SFP-DD port testing.

The **ML4022-LB** is packaged in a standard MSA housing compatible with all SFP ports. High speed signals are electrically looped back from TX side to RX side of the module, the differential TX pair is connected to the corresponding RX pair, and the signals are AC coupled as specified by SFP-DD MSA HW specs.

2. Functional Description

2.1 Serial Data Interface – I2C

The **ML4022-LB** supports the I2C interface. This SFP-DD specification is based on the SFF-8419.

2.2 I2C Signals, Addressing and Frame Structure

I2C Frame:



Figure 1: I2C Frame

The 2-wire serial interface address of the SFP-DD module is A0h.

Parameter	Symbol	Min	Max	Unit
Clock Frequency	f_{SCL}	0	400	kHz
Clock Pulse Width Low	t_{LOW}	1.3		us
Clock Pulse Width High	t_{High}	0.6		us
Time bus free before new transmission can start	t_{BUF}	20		us
Input Rise Time (400 kHz)	$t_{R,400}$		300	ns
Input Fall Time (400 kHz)	$t_{F,400}$		300	ns
Serial Interface Clock Holdoff "Clock Stretching"	T_{clock_hold}		500	us

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicate a START or STOP condition. All addresses and data words are serially transmitted to and from the SFP-DD in 8-bit words. Every byte on the SDA line must be 8-bits long. Data is transferred with the most significant bit (MSB) first.

START Condition: A high-to-low transition of SDA with SCL high is a START condition, which must precede any other command.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition.

Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Device address bytes and write data bytes initiated by the host should be acknowledged by SFP-DD transceiver. Read data bytes transmitted by SFP-DD transceiver should be acknowledged by the host for all but the final byte read, for which the host should respond with a STOP instead of an ACK.

Memory (Management Interface) Reset: Synchronization issues may cause the master and slave to disagree on the specific bit location currently being transferred, the type of operation or even if an operation is in progress. The TWI protocol has no explicitly defined reset mechanism. The following procedure may force completion of the current operation and cause the slave to release SDA.

1. Clock up to 9 cycles
2. Look for SDA high in each cycle while SCL is high
3. If SFP-DD releases the bus, host is free to initiate a Start condition
4. If SDA remains low, TWI reset has failed

Device Addressing: SFP-DD devices require an 8-bit device address word following a start condition to enable a read or write operation. Data is transferred with the most significant bit (MSB) first.

The device address word consists of a mandatory sequence for the first seven most significant bits of device address (A0h). This is common to all SFP-DD devices.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this bit is set low.

2.3 I2C Read/Write Functionality

2.3.1 SFP-DD Memory Address Counter (Read AND Write Operations)

SFP-DD devices maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the module. This address stays valid between operations as long as SFP-DD power is maintained. The address "roll over" during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.

2.3.2 Read Operations

A. Current Address Read

A current address read operation requires only the device address read word (10100001) be sent, see Figure 2.

		<--- CONTROL WORD --->																		
MASTER	START	MSB						LSB	READ										NACK	STOP
		1	0	1	0	0	0	0	1	0	x	x	x	x	x	x	x	x	1	
SLAVE										ACK	MSB							LSB		
											<---- DATA WORD ----->									

Figure 2: SFP-DD Current Address Read Operation

Once acknowledged by the SFP-DD, the current address data word is serially clocked out. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

B. Random Read

A random read operation requires a “dummy” write operation to load in the target byte address as shown in Figure 3 below. This is accomplished by the following sequence.



Figure 3: SFP-DD Random Read

The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the SFP-DD. The host then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The SFP-DD acknowledges the device address and serially clocks out the requested data word. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

C. Sequential Read

Sequential reads are initiated by a current address read (Figure 4) or a random address read (Figure 5). To specify a sequential read, the host responds with an acknowledgement (instead of a STOP) after each data word. As long as the SFP-DD receives an acknowledgement, it shall serially clock out sequential data words. The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledgement.



Figure 4: Sequential Address Read Starting at SFP-DD Current Address

Figure 5: Sequential Address Read Starting at SFP-DD Random Address

2.3.3 Write operation

A write operation requires an 8-bit data word address following the device address write word (10100000) and acknowledgement. Upon receipt of this address, the SFP-DD will again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8-bit data word, the SFP-DD will output a zero (ACK) and the Host must terminate the write sequence with a STOP condition for the write cycle to begin. If a START condition is sent in place of a STOP condition (repeated START) the write is aborted and the data received during that

operation is discarded. Upon receipt of the proper STOP condition, the SFP-DD enters an internally timed write cycle to internal memory. The SFP-DD disables its management interface input during this write cycle and will not respond or acknowledge subsequent commands until the internal memory write is complete.

		<- CONTROL WORD -->								<BYTE OFFSET ADDRESS>								<- DATA WORD ->									
MASTER	START	MSB						LSB	WRITE		MSB							LSB		MSB							LSB			STOP
		1	0	1	0	0	0	0	0	0	x	x	x	X	x	x	x	x	0	x	x	x	x	x	x	x	x	0	
SLAVE										ACK									ACK									ACK	

Figure 6: SFP-DD Single Write Operation

A. Sequential Write

Sequential byte write of up to eight bytes without repeatedly sending slave address and memory address information is supported. In a sequential write, the host should not include in the sequence a mixture of volatile and non-volatile registers.

A sequential write is initiated the same way as a single byte write, but the host master does not send a stop condition after the first word is clocked in. Instead, after the SFP-DD acknowledges receipt of the first data word, the Host can transmit additional data words: seven additional words for non-volatile memory or volatile memory. The SFP-DD will send acknowledge after each data word received.

The Host must terminate the sequential write sequence with a STOP condition.

Upon receipt of the proper Stop condition, the slave may enter an internally timed write cycle to internal memory. If there is no proper STOP condition, the results of the sequential write are unpredictable.



Figure 7: SFP-DD Sequential Write Operation

2.4 SFP-DD Memory Map



Figure 8: SFP-DD Memory Map

2.5 Low Speed Electrical Hardware Pins

In addition to the 2-wire serial interface the module has the following low speed pins for control and status:

- TxFault0, TxFault1
- TxDisable0, TxDisable1
- LPMode

- Speed0-1, Speed0-2, Speed1-1, Speed1-2
- RxLOS0, RxLOS1

2.5.1 TxFault0, TxFault1

TxFault0 and TxFault1 are module outputs, the **ML4022-LB** provides control functionality for those outputs by writing to bits 5~4 of register 143 (Page 03).

Address	Bit	Name	Description	Type
143 (Page 03)	4	TxFault0 control bit	1b= TxFault0 set High 0b= TxFault0 set Low	RW
	5	TxFault1 control bit	1b= TxFault1 set High 0b= TxFault1 set Low	

2.5.2 TxDisable0, TxDisable1

TxDisable0 and TxDisable1 are module inputs from the Host, the digital state of those input signals can be checked via register 141 (Page 03) as shown below.

Address	Bit	Name	Description	Type
141 (Page 03)	0	TxDisable0	Digital State: Read 0b: signal is Low Read 1b: signal is High	RO
	1	TxDisable1		
	4	TxDisable0	Transition Detection: Read 0b: No edge detected Read 1b: Either rising or falling edges detected Write 0b: No effect Write 1b: Clear the register	
	5	TxDisable1		

2.5.3 LPMode

LPMode is an input signal to the module from the host operating with active high logic. The LPMode signal is pulled up to Vcc in the SFP-DD module. The LPMode signal intervenes in the Module State Transition (refer to section 2.6.2 for more details).

Address	Bit	Name	Description	Type
139 (Page 03)	0	LPMode	Digital State: Read 0b: signal is Low Read 1b: signal is High	RO
	4		Transition Detection: Read 0b: No edge detected Read 1b: Either rising or falling edges detected Write 0b: No effect Write 1b: Clear the register	

2.5.4 Speed0-1, Speed0-2, Speed1-1, Speed1-2

Speed0-1, Speed0-2, Speed1-1 and Speed1-2 are module inputs. Digital state of those signals can be checked via register 142 (Page 03).

Address	Bit	Name	Description	Type
142 (Page 03)	0	Speed0-1	Digital State: Read 0b: signal is Low Read 1b: signal is High	RO
	1	Speed0-2		
	2	Speed1-1		
	3	Speed1-2		
	4	Speed0-1	Transition detection: Read 0b: No edge detected Read 1b: Either rising or falling edges detected Write 0b: No effect Write 1b: Clear the register	
	5	Speed0-2		
	6	Speed1-1		
	7	Speed1-2		

2.5.5 RxLOS0, RxLOS1

RxLOS0 and RxLOS1 are module output signals.
These two signals could be controlled using two modes:

1. Following TxDisable state
2. Direct signal control

A. Following TxDisable

Address	Bit	Name	Description	Type
143 (Page 03)	0	RxLOS0 control source	1b= RXLOS0 follows digital state of TxDisable0 0b= RXLOS0 controlled directly through bit 1	RW
	2	RxLOS1 control source	1b= RXLOS1 follows digital state of TxDisable1 0b= RXLOS1 controlled directly through bit 3	

B. Direct Control

Address	Bit	Name	Description	Type
143 (Page 03)	1	RxLOS0 control bit	1b= RXLOS0 set high 0b= RXLOS0 set Low	RW
	3	RxLOS1 control bit	1b= RXLOS1 set high 0b= RXLOS1 set Low	

2.6 ML4022-LB Specific Functions

2.6.1 Module State

The Module State describes module-wide behaviors and properties. The **ML4022-LB** implements two module states: ModuleReady and ModuleLowPwr.

The ModuleLowPwr state is a host control state, where the management interface is fully initialized and operational and the device is in Low Power mode, the Led turns into Red and the PWM is deactivated. During this state, the host may configure the module using the management interface and memory map. The module state encoding for ModuleLowPwr is 001.

The ModuleReady state is a host control state that indicates that the module is in High Power mode, the Led turns into Green and the PWM is activated. The module state encoding for ModuleReady is 011.

Address	Bit	Name	Description	Type
3 (lower Page)	3~1	Module State	Current state of Module: 001b= ModuleLowPwr 011b= ModuleReady	RO

2.6.2 Module State Transition

The state transition between Low Power and High Power is related to three parameters:

1. ForceLowPwr bit– software control (forces module into low power mode), register 26 bit 4
2. LowPwr bit – software control, register 26 bit 6

3. LPMode – Hardware signal

According to these parameters, the state of the module is defined. Conditions for Low Power and High Power state, are summarized in the table below.

ForceLowPwr (Reg 26 bit 4)	LowPwr (register 26 bit 6)	LPMode	State
1	X	X	Low Power
0	1	1	Low Power
0	1	0	High Power
0	0	1	High Power
0	0	0	High Power

2.6.3 Module Global Controls

Module global controls are control aspects that are applicable to the entire module or all channels in the module.

Address	Bit	Name	Description	Type
26(lower Page)	6	LowPwr	Parameter used to control the module power mode (refer to section 2.6.2) Default value =1	RW
	4	ForceLowPwr	0b= high power mode(default) 1b=Forces module into low power mode	
	3	Software Reset	Self-clearing bit that causes the module to be reset. The effect is the same as asserting the reset pin for the appropriate hold time, followed by its de-assertion. This bit will be cleared to zero on a reset so a value of 0 will always be returned. 0b=not in reset 1b=Software reset	
3(lower Page)	0	Software Interrupt	Digital state of Interrupt: 0b= Interrupt source is present 1b= No interrupt source present	RO

2.6.4 Temperature Monitor

The **ML4022-LB** has an internal temperature sensor in order to continuously monitor the module temperature. The temperature sensor readings are present in low-memory registers 14-15. Internally measured Module temperature are represented as a 16-bit signed two's complement value in increments of 1/256 degrees Celsius, yielding a total range of –127 to +128° C that is considered valid between –40 and +125° C. Temperature accuracy is less than 1 degree Celsius

over specified operating temperature and voltage. The location of the temperature sensor is shown below.

Address	Bit	Name	Description
14 (lower Page)	ALL	Temperature MSB	Internally measured module temperature
15 (lower Page)	ALL	Temperature LSB	Internally measured module temperature



The temperature Alarms and warnings interrupt flags exists in lower page.

Address	Bit	Name	Description
11 (lower Page)	3	L-Temp Low Warning	Latched low temperature warning flag
	2	L-Temp High Warning	Latched high temperature warning flag
	1	L-Temp Low Alarm	Latched low temperature alarm flag
	0	L-Temp High Alarm	Latched high temperature alarm flag

Note that any interrupt flag when asserted will generate the interrupt. Its state is read from register 3 bit 0 (refer to the table in section 2.6.3).

2.6.5 Programmable Power Dissipation & Thermal Emulation

Registers 135, 136, 137 and 138, Page 03h are used for PWM control over I2C. They are 8 bits data wide registers.
The consumed power changes accordingly when the values of these registers are changed (only in high power mode). In Low power mode the module automatically turns off PWM. The values written in these registers are permanently stored.
The PWM can also be used for module thermal emulation.
The module contains 4 thermal spots positioned where the optical transceivers usually are in an optical module that is heated relative to the related PWM register.

The maximum power dissipation and distribution differ depending on the module part number, as described in the following sections

A. ML4022-LB-V2

In the **ML4022-LB-V2** part number, each spot is 1.08 W. Programmable power can be controlled using PWM, thus allowing a power consumption that covers all the range from 0 to 4.32 W with 4.2 mW resolution.

Note that these values are the NET spots consumption, where the module components dissipate around 0.14 W, which is added to spots power to get total module consumption.

Address	Bit	Name	Description
135 (Page 03)	7:0	PWM controller 1	1.08 W Top power spot control register, powered by VccR net
136 (Page 03)	7:0	PWM controller 2	1.08 W Top power spot control register, powered by VccT net
137 (Page 03)	7:0	PWM controller 3	1.08 W Bottom power spot control register, powered by VccR net
138 (Page 03)	7:0	PWM controller 4	1.08 W Top power spot control register, powered by VccT net

In the figure below, the red spots represent the thermal spots of the **ML4022-LB-V2** module.



Figure 9: ML4022-LB-V2 Power Spots Location

B. ML4022-LB-5W-V2

In the **ML4022-LB-5W-V2** part number, spots 1 and 3 are 1.4 W each, and spots 2 and 4 are 1.08 W each. Programmable power can be controlled using PWM, thus allowing a power consumption that covers all the range from 0 to 4.96 W.

Note that these values are the NET spots consumption, where the module components dissipate around 0.14 W, which is added to spots power to get total module consumption.

Address	Bit	Name	Description
135 (Page 03)	7:0	PWM controller 1	1.4 W Top power spot control register, powered by VccR net
136 (Page 03)	7:0	PWM controller 2	1.08 W Top power spot control register, powered by VccT net
137 (Page 03)	7:0	PWM controller 3	1.4 W Bottom power spot control register, powered by VccR
138 (Page 03)	7:0	PWM controller 4	1.08 W Top power spot control register, powered by VccT net

In the figure below, the red spots represent the thermal spots of the **ML4022-LB-5W-V2** module.



Figure 10: ML4022-LB-5W-V2 Power Spots Location

2.6.6 Cut-Off Temperature

To avoid overheating the module, a Cut-Off Temperature is pre-defined.
The module is continuously monitoring the temperature and checking its value against the Cut-Off temperature. Once the module reaches the cut-off temperature, the PWM will automatically turn off in order to prevent overheating. Once the temperature is 5 degrees below cut-off value, the PWM turns on again with the same previous values.
The Cut-Off temperature for the **ML4022-LB** is 85 DegC and it can be programmed to any value from register 134 of memory Page03. Maximum cut-off temperature is 90 DegC.

Address	Bit	Name	Description	Type
134 (Page 03)	7:0	Cut-Off temperature	Module Cut-Off Temperature, LSB = 1 degC	RW

2.6.7 Voltage Sense

The **ML4022-LB** features two voltage sense circuits that allow measuring of internal module voltages VccT and VccR. Measured values range from 0 to 6.55 V. LSB unit is 100 uV.

Address	Bit	Name	Description
16 (lower Page)	ALL	VccR MSB	Internally measured module VccR
17 (lower Page)	ALL	VccR LSB	Internally measured module VccR
22 (lower Page)	ALL	VccT MSB	Internally measured module VccT
23 (lower Page)	ALL	VccT LSB	Internally measured module VccT

The Voltage Alarms and warnings interrupt flags exists in lower Page.

Address	Bit	Name	Description
11 (lower Page)	7	L-VCCR Low Warning	Latched low supply voltage warning flag
	6	L-VCCR High Warning	Latched low supply voltage warning flag
	5	L-VCCR Low Alarm	Latched low supply voltage alarm flag
	4	L-VCCR High Alarm	Latched low supply voltage alarm flag

Address	Bit	Name	Description
13 (lower Page)	3	L-VCCT Low Warning	Latched low supply voltage warning flag
	2	L-VCCT High Warning	Latched low supply voltage warning flag
	1	L-VCCT Low Alarm	Latched low supply voltage alarm flag
	0	L-VCCT High Alarm	Latched low supply voltage alarm flag

2.6.8 Insertion Counter

The Insertion counter contains the number of times the module was plugged in a host. The insertion counter is incremented every time the module goes in initializing sequence, as it is nonvolatile it is always saved. The insertion counter can be read from registers 132-133 Page 03.

Address	Bit	Name	Description
132 (Page 03)	MSB	Insertion Counter MSB	
133 (Page 03)	LSB	Insertion Counter LSB	LSB unit = 1 insertion

2.6.9 Alarm and Warning Thresholds

Each A/D quantity has a corresponding high alarm, low alarm, high warning and low warning threshold. These factory preset values allow the user to determine when a particular value is exceeding the predefined limit. While Voltage LSB unit is 100 µV and Temperature LSB unit is 1/256 ˚C. Note that these addresses are of memory Page 01.

Address	Bit	Name	Description	Type
177(Page 01)	ALL	high temp alarm threshold (MSB)	80˚C	RW
178(Page 01)	ALL	high temp alarm threshold (LSB)		
179(Page 01)	ALL	low temp alarm threshold (MSB)	0˚C	
180(Page 01)	ALL	low temp alarm threshold (LSB)		
181(Page 01)	ALL	high temp warning threshold (MSB)	75˚C	
182(Page 01)	ALL	high temp warning threshold (LSB)		
183(Page 01)	ALL	low temp warning threshold (MSB)	5˚C	
184(Page 01)	ALL	low temp warning threshold (LSB)		
185(Page 01)	ALL	high volt alarm threshold (MSB)	3.6 V	
186(Page 01)	ALL	high volt alarm threshold (LSB)		
187(Page 01)	ALL	low volt alarm threshold (MSB)	3.0 V	
188(Page 01)	ALL	low volt alarm threshold (LSB)		
189(Page 01)	ALL	high volt warning threshold (MSB)	3.55 V	
190(Page 01)	ALL	high volt warning threshold (LSB)		
191(Page 01)	ALL	low volt warning threshold (MSB)	3.05 V	
192(Page 01)	ALL	low volt warning threshold (LSB)		

2.6.10 FW and HW Revision

Information about the FW and HW revision are present in lower page registers 39 and 40, and in Page 01, registers 130 and 131 as described in the table below.

Address	Bit	Name	Type
39 (Lower Page)	All	Major FW Rev	RO
40 (Lower Page)	All	Minor FW Rev	
130 (Page 01)	All	Major HW Rev	
131 (Page 01)	All	Minor HW Rev	

3. High Speed Signals

SFP-DD supports two lanes; TX0/RX0 and TX1/RX1. High speed signals are electrically looped back from TX side to RX side of the module, every differential TX pair is connected to its corresponding RX pair, and the signals are AC coupled as specified by SFP-DD MSA HW specs.

The Passive traces connecting TX to RX pairs are designed to support a data rate up to 28 Gbaud (56 Gbps).

4. ML4022-LB Pin Allocation



Figure 11: Module Pad Layout

Revision History

Revision number	Date	Description
0.1	12/17/2019	▪ Preliminary
0.2	7/7/2020	▪ Add ordering Part Number Paragraph ▪ Add sections 2.6.5-A and 2.6.5-B: power dissipation for different part numbers
0.3	1/22/2021	▪ Format adjustments

North America
48521 Warm Springs Blvd. Suite 310
Fremont, CA 94539
USA
+1 510 573 6388

Worldwide
Houmal Technology Park
Askarieh Main Road
Houmal, Lebanon
+961 81 794 455

Asia
14F-5/ Rm.5, 14F., No 295
Sec.2, Guangfu Rd. East Dist.,
Hsinchu City 300, Taiwan (R.O.C)
+886 3 5744 591